English
Using the application modeling and mapping methodology for system-level performance analysis
René van den Berg, Walter Tibboel, Rob Wieringa, & Martin Klompstra - NXP Semiconductors
EETimes (9/26/2010 10:39 PM EDT)
This article describes our experiences using the Application Modeling and Mapping methodology (AMM) based on commercial tooling from Synopsys. This methodology is valuable at the technical and organizational level for investigating the feasibility of new electronic products.
Technically, the methodology reduces the risk by giving architects a clear understanding of the application and features in an early stage of the project. This is related to system performance, hardware and software allocation on available resources, software scheduling scenarios and architecture dimensions and decisions (what-if scenarios).
On the organizational level, the methodology facilitates the early collaboration of system architects, software developers and hardware designers based on an executable specification of the product. Within this article the AMM methodology is discussed and applied to a dual DAB reception application. For the different aspects as described above, the benefits and disadvantage are shown and discussed.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
NXP Hot IP
Related Articles
- A Methodology for Performance Analysis of Network-on-Chip Architectures for Video SoC
- A system-level methodology for low power design
- Performance Evaluation of machine learning algorithms for cyber threat analysis SDN dataset
- Best insurance for your design? System performance analysis
- Performance analysis of 8-bit pipelined Asynchronous Processor core
New Articles
- Why RISC-V is a viable option for safety-critical applications
- Dimensioning in 3D space: Object Volumetric Measurement by Leveraging Depth Camera-based Reconstruction on NVIDIA Edge devices
- What is JESD204B? Quick summary of the standard
- Post-Quantum Cryptography - Securing Semiconductors in a Post-Quantum World
- Analysis and Summary on Clock Generator Circuits and PLL Design
Most Popular
- System Verilog Assertions Simplified
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Method for Booting ARM Based Multi-Core SoCs
- An Outline of the Semiconductor Chip Design Flow