English
The "Long Tail" of FPGAs
Marty Hauff, Altium
EETimes (10/5/2010 7:37 PM EDT)
Since their introduction in the mid-80s, FPGAs have managed to wedge themselves as a fixture into the electronics design landscape. Sitting somewhere between off-the-shelf (OTS) logic, ASICs, OTS processors, and ASSPs, they continue to enjoy growth predictions beyond those of the rest of the semiconductor industry.
The FPGA vendors naturally (and generally) focus on the high-end capabilities of their devices and on continuing to introduce more gates into smaller physical packages at lower prices. But, as with many other sectors and products, there is also a "Long Tail" market for FPGAs lurking in the shadows that opens up new opportunities for electronics designers and their companies.
Popularized by Chris Anderson, the Long Tail refers to market segments characterized by many niche players rather than a few dominant ones. Instead of selling to traditional, high-volume customers, Long Tail marketers focus on making many, small-volume sales that accumulate to form a profitable business model.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- Why Transceiver-Rich FPGAs Are Suitable for Vehicle Infotainment System Designs
- FPGAs - The Logical Solution to the Microcontroller Shortage
- CPU Soft IP for FPGAs Delivers HDL Optimization and Supply Chain Integrity
- How embedded FPGAs fit AI applications
- Asynchronous reset synchronization and distribution - ASICs and FPGAs
New Articles
- Discover new Tessent UltraSight-V from Siemens EDA, and accelerate your RISC-V development.
- The Critical Factors of a High-performance Audio Codec - What Chip Designers Need to Know
- Density Management in Analog Layout Design: Addressing Issues and Ensuring Consistency
- Nexus: A Lightweight and Scalable Multi-Agent Framework for Complex Tasks Automation
- How the Ability to Manage Register Specifications Helps You Create More Competitive Products
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Synthesis Methodology & Netlist Qualification
- Discover new Tessent UltraSight-V from Siemens EDA, and accelerate your RISC-V development.
- Understanding Logic Equivalence Check (LEC) Flow and Its Challenges and Proposed Solution