Embedded Systems: Programmable Logic -> FPGAs don remote reprogram habits
FPGAs don remote reprogram habits
By Login Harris, Contract Engineer, David Atkisson, Senior Software Engineer, emWare Inc., Salt Lake City, Utah, EE Times
February 16, 2001 (1:20 p.m. EST)
URL: http://www.eetimes.com/story/OEG20010216S0037
Field-programmable gate arrays (FPGAs) are often used in embedded devices because they can be reprogrammed. The question is, how do you get the new program to the device when it is in the field? There are two ways: A technician can hand-carry them or they can be sent over a network. If networking is to be added to the device, engineers must understand the device networking options available to them. It is also important to understand the benefits that device networking brings to a system besides the ability to remotely program an FPGA. Device networking for remote access can be viewed as a client/server relationship. For example, the local interface, which a technician would use to control the reconfiguration of a remote device, is a client and the remote device is a server. The network architecture can be the most significant factor influencing the overall system design and cost. There are several network architectures from which to choose , depending on product needs. In choosing a device network architecture, it's important to consider communication bandwidth requirements; protocol complexity; processing requirements; peripheral resources; and open standards. Three different classes of device network architectures will be examined here: heavyweight, lightweight and gateway networks. Heavyweight networks have complex protocols that typically use a high-bandwidth medium. Lightweight networks have simple protocols that typically use a low-bandwidth medium. Gateway networks comprise a gateway that bridges a heavyweight and a lightweight network. Often the first solution considered when networking a device is to use a TCP/IP-based network. This type of network connects the local interface to the remote devices through the Internet. TCP/IP is not a complete solution; additional protocols are required that support and manage TCP/IP as well as higher-level protocols that ride on top of TCP/IP. TCP/IP and the accompanying protocols re quire significant resources on the device and significant bandwidth. Internet security overhead and network administration costs can be significant, as well. Heavyweight network If the device has access to a telephone line, direct connection over a modem to a PC is an option. Because this is a basic point-to-point connection, the communication protocol can be simple and lightweight. In this architecture, the modems, line installation and line charges can be the most significant part of the device network cost. This network architecture does not support Internet connectivity. The local interface could access several modem-enabled devices, but only one at a time. Another alternative is the use of a PC-based gateway, which has a number of advantages. First, a gateway network architecture is able to act as a bridge between a heavyweight network such as TCP/IP and lightweight networks such as modem, RS485, modem to RS485 and Ethernet. The gateway offloads functions from the client such as subnet protocols, subnet management and data representation. The device is offloaded from a heavyweight network protocol. There are security advantages, as well, particularly important in the remote reprogramming of hardware. The gateway shields the device from the hazards associated with the Internet by handling standard Internet security issues, client authentication and user access rights. The gateway also manages security on the device network. Also, the gateway provides data subscriptions, alarm monitoring, address management, diagnostics and multidevice data aggregation. Common look Also, by adding a layer between the client and the device, each are indirectly represented, shielded from changes to address or interface. Gateways handle multiple client sessions, data synchronization, metering and caching. A gateway's lightweight subnets can uti lize peer-to-peer or master-slave protocols. The gateway architecture can access several subnets simultaneously. Dual storage helps To demonstrate the remote programming of logic devices, two prototypes were assembled. The first demonstrates remote programming on a Xilinx CoolRunner complex PLD. The second demonstrates remote programming on a Xilinx Spartan FPGA. Both used the Emit device-networking technology. A gateway architecture with a modem lightweight network was chosen because it fit a likely scenario. The components of the system included the following: The microcontroller featured emMicro, a device-ne tworking kernel. The microcontroller programmed the logic device through that part's JTAG debug port and used a single program storage location; and The CoolRunner CPLD prototype used the CoolRunner XPLA-3 CPLD Demo Board with the addition of a Microchip PIC-16C73 using an assembly port of emMicro, an RS232 driver and an external modem. Meanwhile, the Spartan FPGA prototype used a Spartan XCS30 Demo Board, an Emit software development kit with an Hitachi H8S/2134 em-Ware SDK board, a C-language port of emMicro and an external modem. The applications on the programmable device display marquis messages on the demo boards' LCD screens. No changes to the programmable-device applications were needed to make them remotely programmable. Remote programming was demonstrated by having different messages displayed for different programs. The applications on the microcontrollers were almost trivial. Besides the emMicro and JTAG libraries, there were only 25 lines of executable C code.
For these reasons, TCP/IP is considered a heavyweight network protocol. Some of TCP/IP's advantages are its large deployed base, available programming tools and the fact that it is widely understood by programmers. TCP/IP also allows for multiple local interfaces to simultaneously access multiple remote devices. Note: TCP/IP is considered a heavyweight protocol independent of the medium in which it resides. For example, Ethernet and modems by themselves are not considered heavyweight networks because they use simple protocols. When combined with TCP/IP, however, they become heavyweight networks.
Another advantage is that the gateway presents a common device representation to the client in the form of application programming interfaces and standard object classes. The gateway can present proxies for the devices so that they can be interoperable with device object networking strategies such as Universal Plug and Play, Jini and OSGi. And device resources can be distributed to the gateway by taking over device file system management, server capabilities, common object proxies and information processing.
A design may need one or two storage locations for the FPGA programs. There are two drawbacks to having only a single storage location for the program. The first is that, depending on the design, the FPGA may not operate during program download. The second is that if there is a communications or power failur e during download, the FPGA will not operate until a successful download is completed. Having two storage locations for the programs allows one location to be designated for the current program and the other to be designated for the new program. Once the download is complete, the designations are switched.
Related Articles
- FPGAs: Embedded Apps : Telecom puts new spin on programmable logic
- FPGAs: Embedded Apps : Building mesh-based distributed switch fabrics with programmable logic
- Embedded Systems: Programmable Logic -> Common gateway networks enable remote programs
- Programmable Logic: FPGAs get flexible for PCI Express
- FPGAs: Embedded Apps : OC-48 SONET receiver consumes significantly less logic in FPGA
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
E-mail This Article | Printer-Friendly Page |