Dataquest forecasts robust IP market growth
Dataquest forecasts robust IP market growth
By Peter Clarke , EE Times
October 23, 2000 (1:06 p.m. EST)
URL: http://www.eetimes.com/story/OEG20001023S0036
EDINBURGH, Scotland - The market for third-party semiconductor intellectual property (IP) will grow nearly 50% in each of the next four years, from around $600 million in 2000 to nearly $3 billion in 2004, according to Jim Tully, senior EDA analyst at Dataquest Inc., a market research firm. Tully discussed Dataquest's first IP market forecast during a panel session he moderated Sunday (Oct. 22) prior to the start of the IP2000 Europe conference and exhibition here. "The market will grow at a compound annual growth rate of 46%. This is a high-growth market," Tully said, indicating that such growth will draw new and established companies to participate. "We are very optimistic about the IP market," Tully said, although he added that Dataquest's forecasts were based on a number of assumptions that various technical and infrastructure hurdles would be overcome. It is fairly clear that IP trading should reduce time-to-market, increase engi neer effectiveness and allow companies to focus on their own core competencies, Tully said. In 1999, the IP market was measured at $442 million, Tully said. Of that total, $75 million was paid for services, $97 million for royalties and $270-million for license fees, he said. Three companies - ARM Ltd., MIPS Technologies Inc. and Rambus Inc. - accounted for more than 50% of the entire market.
Related Articles
- Dataquest sees slow silicon wafer market; downturn changes vendor rankings
- Off-the-Shelf Chiplets Open New Market Opportunities
- FPGA Market Trends with Next-Gen Technology
- Paving the way for the next generation of audio codec for True Wireless Stereo (TWS) applications - PART 5 : Cutting time to market in a safe and timely manner
- The Growing Market for Specialized Artificial Intelligence IP in SoCs
New Articles
Most Popular
- Streamlining SoC Design with IDS-Integrate™
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- PCIe error logging and handling on a typical SoC
E-mail This Article | Printer-Friendly Page |