English
Ease production at 65nm with DFM
Jean-Marie Brunet, Mentor Graphics Corp., Mark Redford, Colin Thomas and Mark Scoones, Cambridge Silicon Radio
EETimes (2/15/2011 11:23 PM EST)
The challenges of production at advanced process geometries are well-known. In anticipation of reaching today's leading-edge process nodes, electronic design automation (EDA) companies and chip foundries have been developing and perfecting design-for-manufacturing (DFM) technology to address users' critical needs. However, many designers viewed these DFM tools with skepticism as they continued to get products to market without them.
Two new factors now influence the use of DFM for integrated circuit (IC) development at 65nm and below. First, foundries now require or strongly recommend DFM checks, essentially equating them to traditional design rule checks. This requirement implies a shift in responsibility—customers not employing DFM checks during design verification may find the foundry less willing to address yield issues when the product goes into volume manufacturing. Second, some companies have discovered that DFM can be a source of competitive advantage, and are aggressively deploying it to wring more performance out of and/or increase reliability of their designs at leading-edge process nodes.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- Building High-Quality, Mixed-Signal IP in 65-nm and Beyond
- True design-for-manufacturability critical to 65-nm design success
- Transfer from FPGAs for prototype to ASICs for production
- Harness speed, performance, signal integrity, and low current advantages of 65nm QDR family SRAMs
- Multiplexed Energy Metering AFEs Ease ASIC Integration and Provide Significant Cost Reduction
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- PCIe error logging and handling on a typical SoC