Mixed-Signal = Analog + Digital, or is there more to it?
Mladen Nizic, Cadence
EETimes (2/14/2011 5:01 PM EST)
Mixed-signal applications are among the fastest growing market segments in the electronics and semiconductor industry. Examination of any recent device--like a smart cell phone, tablet computer, digital camera or 3D TV--reveals very high integration of analog and digital functionality at system, SoC and silicon levels.
Driven by growth opportunities in mobile communication, networking, power management, automotive, medical, imaging, safety and security applications, many silicon vendors are refocusing their business on RF, high-performance analog and mixed-signal designs
Recently, we outlined an EDA360 vision aimed at mobilizing the industry to find a new ways to address the disruptive transformation systems and semiconductor companies are undergoing. In the vision, increasing the efficiency of mixed-signal design is identified as one of the key elements that can boost design productivity and profitability.
E-mail This Article | Printer-Friendly Page |
|
Cadence Hot IP
Related Articles
- Mixed-Signal Designs: The benefits of digital control of analog signal chains
- Simplifying analog and mixed-signal design integration
- Why is Analog increasingly important in the Digital Era?
- Electrically-aware design improves analog/mixed-signal productivity
- Mixed-signal SOC verification using analog behavioral models
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)