English
STOP! Are You Gambling On Your Memory IP?
Clive Maxfield, EETimes
3/3/2011 7:16 PM EST
Introduction
Kilopass and Sidense both license one-time programmable (OTP) memory intellectual property (IP). These companies are currently in litigation with each other with regard to allegations of patent infringement.
Why should you be interested? Well, if you are building a new chip and you are licensing memory IP, you really need to have a high level of confidence that the IP you are licensing does not violate someone else's patents; otherwise you might find yourself in court at some stage.
To be honest, the legal part of all of this is something of a morass that will make your brain ache and your eyes water, but there's a lot of other stuff here that I think you will find to be of interest, including the underlying technology, the back story as to how all of this came about, and the ins-and-outs of the patent and patent litigation process. So, keeping all of this in mind, let us plunge into the fray with gusto and abandon...
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related Articles
- Which IoT protocol should you use for your design?
- "So, when will you be done with your design?"
- What! How big did you say that FPGA is? (Team-design for FPGAs)
- How to build reliable FPGA memory interface controllers without writing your own RTL code!
- Last-Time Buy Notifications For Your ASICs? How To Make the Most of It
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)