English
Optimize data flow video apps by tightly coupling ARM-based CPUs to FPGA fabrics
Michael Fawcett, iVeia, with Dan Isaacs, Xilinx
EETimes (5/10/2011 12:54 AM EDT)
Design teams have long used FPGAs in tandem with standard microprocessors both as a way to add peripheral functions and as a processing resource capable of operating on real-time data streams such as video. To maximize performance in such applications, designs must tightly couple the FPGA and microprocessor, instead of treating each as independent entities.
Today, off-the-shelf platforms tightly integrate the processor/FPGA combination. Development tools allow an embedded design team to optimally partition their design making tradeoffs between software or hardware implementations.
In the product design group at iVeia,we have been building systems that that closely link processors and FPGAs to create full featured advanced technology products for the video, communications, and handheld applications spaces. We are now working on a next-generation iVeia system that we think will be even more formidable using the new Xilinx Zynq-7000 Extensible Processing Platform, that marries dual ARM processors with the latest 28nm programmable logic on the same device.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Xilinx, Inc. Hot IP
Related Articles
- An FPGA design flow for video imaging applications
- Designing An ARM-Based Multithreaded Video/Audio/ Motion Recording System - Part 2
- FPGAs: Embedded Apps : FPGA-based FFT engine handles four times more input data
- Reducing Debug time for Scan pattern using Parallel Strobe Data (PSD) Flow
- The case for integrating FPGA fabrics with CPU architectures
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)