Basics of SoC I/O design: Part 1 - The building blocks
Kannan Sadasivam and Sachin Gupta
EETimes (6/13/2011 4:13 PM EDT)
The integration of analog with digital and the increase number of on-chip features in mixed-signal controllers demand more complex I/O structures. Though they are sometimes some of the most neglected features of a chip, I/O (Input / Output pins) can represent a great deal of functionality in a SoC (System on Chip).
The I/O structure in today’s SoC is so feature-rich that a full understanding of their capabilities is important to understanding how to do more effective system design, and achieving greater value from the SoC.
In this two part article, we will discuss the following:
- basic understanding of the structure of an I/O block in any digital device
- different specifications of pin, which need to be understood, while selecting the device for application
- different variants of configurations of I/O block which need to be used for different application requirements
- choosing the particular configuration that will achieve both reduced BOM cost and improved system performance
E-mail This Article | Printer-Friendly Page |
|
Related Articles
- Basics of SoC I/O design: Part 2 - Hot swap & other implementation issues
- Designing with ARM Cortex-M based System-On-Chips (SoCs) - Part I: The basics
- Internal JTAG - A cutting-edge solution for embedded instrument testing in SoC: Part 1
- Basics of the Cortex MCU Software Interface Standard: Part 1 - CMSIS Specification
- Dealing with automotive software complexity with virtual prototyping - Part 1: Virtual HIL development basics
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)