English
Viewpoint: EDA vendors must focus on making silicon profitable for their customers
Behrooz Zahiri, Magma Design Automation
EETimes (6/20/2011 11:06 AM EDT)
Over the years the semiconductor industry has overcome a wide range of technology issues and market pressures. Today it has reached an unparalleled level of innovation and success that has resulted in… even greater technology issues and market pressures.
Electronic Design Automation (EDA) companies can no longer help the semiconductor industry meet these challenges simply by creating bigger and better tools. Instead, EDA companies need to address the full range of technology requirements that their customers must reconcile with their business constraints.
What is required is for EDA vendors to focus on making silicon profitable for their customers. The way to do this is to concentrate on providing differentiated solutions and technologies that address all of the main business issues.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- IP vendors making leap from source code to silicon
- Resolution of Interoperability challenges in Automatic Test Point insertion across different EDA vendors
- When System Designers Must Care About Silicon IP
- Silicon Intellectual Property - Delivering value to customers
- EDA focus shifts to system level design
New Articles
- Why RISC-V is a viable option for safety-critical applications
- Dimensioning in 3D space: Object Volumetric Measurement by Leveraging Depth Camera-based Reconstruction on NVIDIA Edge devices
- What is JESD204B? Quick summary of the standard
- Post-Quantum Cryptography - Securing Semiconductors in a Post-Quantum World
- Analysis and Summary on Clock Generator Circuits and PLL Design
Most Popular
- System Verilog Assertions Simplified
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Method for Booting ARM Based Multi-Core SoCs
- An Outline of the Semiconductor Chip Design Flow