English
The next transistor: planar, fins, and SoI at 22nm
Ron Wilson, EETimes
7/19/2011 3:59 PM EDT
The race is on to redefine the transistor. Process developers working on 22/20nm logic processes appear to be scrambling to introduce new kinds of transistors for this node. Intel has made a huge fanfare over their tri-gate device. Many researchers are pushing finFETs. A powerful group of mainly European organizations, including ARM and US-based Globalfoundries, is serious about fully-depleted SoI (fdSoI.) And recently, start-up Suvolta and Fujitsu described yet another alternative.
All this might appear fascinating for device designers, and irrelevant to chip designers. But decisions on transistor design will have profound downstream impacts—from the craft of cell design to the work of physical-design teams, and even to the logic designer’s struggles with power and timing closure.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related Articles
- A Review Paper on CMOS, SOI and FinFET Technology
- An efficient approach to evaluate Dynamic and Static voltage-drop on a multi-million transistor SoC design
- Fully Depleted Silicon on Insulator devices
- The Challenges and Benefits of Analog/Mixed-Signal and RF System Verification above the Transistor Level
- Power-Sensitive 65nm Designs Increase the Need for Transistor-Level Verification
New Articles
- Why RISC-V is a viable option for safety-critical applications
- Dimensioning in 3D space: Object Volumetric Measurement by Leveraging Depth Camera-based Reconstruction on NVIDIA Edge devices
- What is JESD204B? Quick summary of the standard
- Post-Quantum Cryptography - Securing Semiconductors in a Post-Quantum World
- Analysis and Summary on Clock Generator Circuits and PLL Design
Most Popular
- System Verilog Assertions Simplified
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Method for Booting ARM Based Multi-Core SoCs
- An Outline of the Semiconductor Chip Design Flow