English
Bluetooth low energy v6.0 Baseband Controller, Protocol Software Stack and Profiles IP
Cache-Coherence Verification
Rajeev Ranjan, CTO, Jasper Design Automation
8/17/2011 11:38 AM EDT
As consumers, we place many demands on our personal electronics, especially mobile devices. We want them to perform all sorts of tasks efficiently, accurately, and with minimal power consumption. Complex embedded SoCs have largely enabled the functional capabilities of these devices. To ensure that these devices perform at a desired level to accomplish the tasks needed, today’s embedded SoCs must consist of high-performance, heterogeneous, and multi-processing agents. The presence of a large number of data processing agents sharing a memory resource on an SoC requires that the agents maintain some type of locally cached data to reduce the data transportation cost. This, in turn, leads to the requirement for cache coherency to allow agents to cache data during processing and then make it available to the next processing agent.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- Early Interactive Short Isolation for Faster SoC Verification
- Certifying RISC-V: Industry Moves to Achieve RISC-V Core Quality
- Why verification matters in network-on-chip (NoC) design
- Design-Stage Analysis, Verification, and Optimization for Every Designer
- Hardware-Assisted Verification: Ideal Foundation for RISC-V Adoption
New Articles
- Accelerating RISC-V development with Tessent UltraSight-V
- Automotive Ethernet Security Using MACsec
- What is JESD204C? A quick glance at the standard
- Optimizing Power Efficiency in SOC with PVT Sensor-Assisted DVFS Technology
- Bandgap Reference (BGR) Circuit Design and Transient Analysis in 90nm VLSI Technology
Most Popular
- System Verilog Assertions Simplified
- Accelerating RISC-V development with Tessent UltraSight-V
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Understanding Logic Equivalence Check (LEC) Flow and Its Challenges and Proposed Solution
- Design Rule Checks (DRC) - A Practical View for 28nm Technology