FPGA-based Ethernet switches for real-time applications
Lalit Merani, Lattice; Timo Koskiahde, Flexibilis
EETimes (9/7/2011 11:25 AM EDT)
Lattice Semiconductor and Flexibilis have released a Gigabit Ethernet Switch IP core that is scalable, non-blocking, and extensible.
Underlying functionality of modern Ethernet switches
Modern Ethernet switches have added significant new functionality to Ethernet while decreasing port prices, becoming the ubiquitous building block of any intelligent network:
- Ethernet switches support auto-configuration; i.e. plug-and-play operation, and also automatic reconfiguration if there are network changes.
- Ethernet switches learn about the network by discovering network addresses (Address Learning). Switches segment users into logical groups to allow efficient provisioning of services (Broadcast and Collision Domains).
- Switches decide how to treat the traffic that is moving through them from the various ports, based on their knowledge of the network (Forwarding and Filtering).
- Ethernet switches also provide the means to handle Quality of Service (QoS). As the type of applications and the data that they generate proliferate, there is a growing need to ensure the condition and reliability of services. For example, real-time applications such as video, voice and critical control data can be assigned a higher priority than web browsing and other non-critical data operations. QoS functionality in Ethernet switches provides a mechanism to classify these various traffic types and treat them appropriately.
The functionality that Ethernet switches support is evolving, not only in current applications like enterprise and data centers, but also in telecommunications providers’ transport networks, industrial networking such as factory automation, and energy utility networks like Smart Grids, as described below.
E-mail This Article | Printer-Friendly Page |
|
Related Articles
- FPGA-based Ethernet switches for real-time applications
- A Real-Time Image Processing with a Compact FPGA-Based Architecture
- FPGA-based flexible Ethernet switch reduces development time
- An analysis of FPGA-based UDP/IP stack parallelism for embedded Ethernet connectivity
- Optimizing embedded software for real-time multimedia processing
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- System Verilog Assertions Simplified
- Smart Tracking of SoC Verification Progress Using Synopsys' Hierarchical Verification Plan (HVP)
- Dynamic Memory Allocation and Fragmentation in C and C++
- Synthesis Methodology & Netlist Qualification