English
Designing a high-definition FPGA-based graphics controller
Dominik Domanski, MYLIUM
EETimes (10/4/2011 12:24 PM EDT)
Recently, one of our clients came to us looking for a solution to display graphics on LCD monitors. We were informed that any data was to be is generated by a separate device and fed to the graphics controller using an external microcontroller. Our client already had the rest of the system made and working, so switching to some Android/PC based system wasn't an option. Also, the ability to add custom-made features was a big pro for an FPGA-based solution.
At first this sounded like a job for our LAVA 10 SVGA Controller, but then some additional requirements started to appear:
- The device needs to be able to display graphics in different resolutions starting from 1024x768 to 1920x1080
- It needs to have separate layers that can be switched on and off and can be merged together to create more complex picture.
- The layers need to have some transparency features
- A hardware cursor would be nice :-)
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related Articles
- Designing an FPGA-based graphics controller
- A configurable FPGA-based multi-channel high-definition Video Processing Platform
- Designing control circuits for FPGA-based DSP systems
- FPGAs: Embedded Apps : Designing an FPGA-based network communications device
- How to Reduce FPGA Logic Cell Usage by >x5 for Floating-Point FFTs
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)