English
Implementing high Speed USB functionality with FPGA- and ASIC-based designs
Hridya Valsaraju and Gopalakrishnan Vijayakumar, Cypress Semiconductors
EETimes (10/18/2011 5:26 PM EDT)
The Universal Serial Bus (USB) has earned the popularity it now enjoys based on the merits of its ease of use, plug-and-play capabilities, and robustness. USB has, more or less, found its way into all the computer peripherals that once contained UARTs or parallel ports as their host interfaces, and any product which requires an interface to a host computer now considers USB as its primary option.
The various bandwidth choices that the USB offers – Low, Full, High, and now Super speed – cater to a variety of computer peripherals as well as industrial and medical equipment.
The throughput offered by USB is sufficient even for high bandwidth applications like hard disk drives and scanners. Indeed, for most of the computer peripherals like keyboards and mice, PDAs, gamepads, joysticks, scanners, digital cameras and printers, USB is now the standard interconnection method.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- Generating High Speed CSI2 Video by an FPGA
- Why Hi-Speed USB doesn't always mean high speed performance
- Stacking up high-speed Bluetooth against Certified Wireless USB
- How to tackle serial backplane challenges with high-performance FPGA designs
- High Definition, Low Bandwidth -- Implementing a high-definition H.264 codec solution with a single Xilinx FPGA
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)