English
e-MMC vs. NAND with built-in ECC
Doug Wong, Toshiba America Electronic Components, Inc.
8/18/2011 9:44 AM EDT
As NAND flash continues to increase in density and decrease in cost per gigabyte, it has enabled more cost-effective storage. This benefits a wide (and constantly growing) range of digital consumer products. Selecting the most appropriate high performance NAND architecture for any given application is of increasing importance as the ECC requirements for NAND continue to increase.
This article will explore the attributes of and differences between e-MMC and NAND with built-in ECC (such as Toshiba’s SmartNANDTM) – as well as go into detail about the applications that are best suited for each.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- Picking the right built-in self-test strategy for your embedded ASIC
- Built-In DMA Engines Unleash Power of PCI Express Switches
- A comparison of SRAM vs quantum-derived semiconductor PUFs
- PCIe 5.0 vs. Emerging Protocol Standards - Will PCIe 5.0 Become Ubiquitous in Tomorrow's SoCs?
- Transactor vs CPU in SoC Verification
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)