English
DMA AXI4-Stream to/from AXI4 Memory Map - Scatter-Gather Descriptor List
Taking advantage of the Cortex-M3's pre-emptive context switches
Tyler Gilbert, CoActionOS
EETimes (12/13/2011 1:21 AM EST)
The ARM Cortex-M3 (CM3) architecture is a 32-bit microcontroller core designed to replace many 8-bit and 16-bit devices by offering faster speeds and advanced system features.
Leveraging these advanced features requires a sound understanding of the CM3 hardware as well as dedicated systems software development. This article explains the CM3 hardware used for pre-emptive context switching as well as how to develop systems software routines that enable multi-tasking programs.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related Articles
New Articles
- Density Management in Analog Layout Design: Addressing Issues and Ensuring Consistency
- Nexus: A Lightweight and Scalable Multi-Agent Framework for Complex Tasks Automation
- How the Ability to Manage Register Specifications Helps You Create More Competitive Products
- EAVS - Electra IC Advanced Verification Suite for RISC-V Cores
- Why RISC-V is a viable option for safety-critical applications
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Density Management in Analog Layout Design: Addressing Issues and Ensuring Consistency
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- Scan Chains: PnR Outlook