English
Fixing concurrency defects in multicore design
Paul Anderson, GrammaTech Inc.
EETimes (2/7/2012 2:11 PM EST)
Having reached the limits of performance gains that can be realized from miniaturization and integration, microprocessor manufacturers are more and more frequently choosing multicore processors as the best approach to increased performance in computationally intensive embedded systems.
However, realizing the potential performance gains with multicores has a cost. Software written to be single-threaded for a single core processor will realize little or no performance benefit when executed on a multicore processor. To take advantage of the cores it must be rewritten or adapted to use multithreading.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related Articles
- Partitioning to optimize AI inference for multi-core platforms
- Optimizing Communication and Data Sharing in Multi-Core SoC Designs
- Meeting Increasing Performance Requirements in Embedded Applications with Scalable Multicore Processors
- Setup Margin Aware Quick Hold Fixing
- Signoff Iteration Reduction Technique for Fixing Top Level Antenna
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)