English
The industry needs a renewed approach to verification IP
Dhrubajyoti Kalita, Intel
EETimes (2/21/2012 10:38 AM EST)
Today’s SoC verification environments require a reusable verification IP (VIP) infrastructure that allows plug-and-play of verification IP in SoC integration. The VIP must include hooks in the verification IP that would make writing an SoC integration test environment (tests, BFMs, monitors, checkers) easier and faster. Typically, SoC verification methodologies focus on verifying only the glue logic of the reused IP, rather than verifying IP functionality in the SoC environment.
The current verification IP landscape comprises multiple implementation languages: C, C++, SystemC, VHDL, Verilog, SystemVerilog, ‘e’, OpenVera, etc. Although SystemVerilog is the unifying standard, legacy use of other languages lingers as IP vendors adopt SystemVerilog. Every VIP brings unique challenges to integration with the SoC environment, such as synchronizing SystemVerilog test sequences with SystemC/C/C++ code. The solution is often VIP specific and takes significant effort to implement. Moreover, because SoC verification environments need to stitch all the heterogeneous VIPs together, which is often a painful process, maintaining the SoC environment is resource intensive as well.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- A formal-based approach for efficient RISC-V processor verification
- Automotive Design Needs Efficient Verification to Survive
- Leveraging UVM based UFS Test Suite approach for Accelerated Functional Verification of JEDEC UFS IP
- IC mixed-mode verification: The Sandwiched-SPICE approach
- Systematic approach to verification of a mixed signal IP - HSIC PHY case study
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)