Choosing the right synchronous SRAM for your application
Jayasree Nayar, Cypress Semiconductor
EETimes (3/5/2012 5:27 PM EST)
The choice of the right synchronous static random access memory (SRAM) is crucial for networking applications that have increased bandwidth requirements for better system performance. System designers need to be aware of the features and advantages of different synchronous SRAMs technologies to make the right memory selection for their application.
Some of the critical factors that determine the right synchronous SRAM choice are density, latency, speed, read/write ratio, and power. By understanding how these factors impact performance, reliability, and cost, designers can select the optimal synchronous SRAM for their application.
Synchronous SRAM is available in a variety of forms with different performance characteristics and benefits (see figure 1). Standard synchronous SRAM is commonly used in industrial electronics, instrumentation, and military applications. The devices are often used as data buffers (temporary storage) and can be accessed randomly through their high speed, single data rate (SDR) interfaces. Standard synchronous burst SRAMs are ideal for dominated read or write operations. Customers have a choice between flow-through (FT) or pipelined (PL) architectures with user selectable linear and interleaved burst modes, as well as single-cycle deselect (SCD) and double-cycle deselect (DCD) options.
E-mail This Article | Printer-Friendly Page |
|
Related Articles
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)