Bluetooth low energy v6.0 Baseband Controller, Protocol Software Stack and Profiles IP
Integrating audio codecs in next-generation SoCs for smartphones and tablets
Carlos Azeredo-Leme, Analog Design Senior Staff, Synopsys Inc. and Craig Zajac, Senior Product Marketing Manager, Synopsys Inc.
EETimes (3/20/2012 1:52 PM EDT)
Integrating audio IP that has been silicon proven and optimized for specific audio functions helps reduce power, area, and cost in today's multimedia system-on-chips (SoCs). As next-generation designs migrate to 28-nanometer (nm) process technologies however, new integration challenges arise. Audio functionality that exists in audio codecs consists mainly of analog circuitry, which does not scale with process technology, and therefore does not follow the traditional Moore's Law.
System architects and SoC designers need to take into consideration how the increased wafer pricing of 28-nm process technologies impacts the economics of incorporating audio codecs into advanced SoCs. Synopsys has performed testing on several mobile multimedia devices available in the market today, finding that most current models of smartphones and tablets can be supported with audio codecs developed in 28-nm.
This article presents the test results and discusses the business and technical challenges of integrating audio functionality into a 28-nm mobile multimedia SoC, while also offering insight on how to overcome those challenges. Some key design considerations are also explained, including scaling limitations, supply voltage requirements and system partitioning options.
E-mail This Article | Printer-Friendly Page |
|
Synopsys, Inc. Hot IP
Related Articles
New Articles
- Accelerating RISC-V development with Tessent UltraSight-V
- Automotive Ethernet Security Using MACsec
- What is JESD204C? A quick glance at the standard
- Optimizing Power Efficiency in SOC with PVT Sensor-Assisted DVFS Technology
- Bandgap Reference (BGR) Circuit Design and Transient Analysis in 90nm VLSI Technology
Most Popular
- Accelerating RISC-V development with Tessent UltraSight-V
- System Verilog Assertions Simplified
- Synthesis Methodology & Netlist Qualification
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)