New generation RISC processing power - Green technology engenders new business opportunities
Advantech
EETimes (5/8/2012 1:43 PM EDT)
In recent years, RISC computing-based products such as smart phones and consumer tablet PCs keep launching in the market. So the companies dealing with RISC computing solutions are reaping the full benefits of today’s trend. What is the current status of Advantech’s efforts in RISC-based computing development?
According to statistics, starting from the 1960s, the electronic technology and market core products show significant trend variations every ten years. The figure (figure 1) shows the first generation Micro Frame and Micro Computer products. In the past 20 years, the PC, the notebook and the Internet have brought profound changes in our daily lives. At the same time, the evolution of wireless data transmission technologies, which include Wi-Fi, GPRS, 3G, 4G, WiMAX, LTE (Long Term Evolution) and other wireless networks, has greatly strengthened the link between people and information. This evolution of technology has brought more flexibility and convenience to our lives.
E-mail This Article | Printer-Friendly Page |
Related Articles
- A RISC-V ISA Extension For Ultra-Low Power IoT Wireless Signal Processing
- Unlock the processing power of wireless modules
- Mixed-signal FPGAs provide GREEN POWER
- ARChitect Processor Configurator: The Power of Configurable Processing At Your Fingertips
- Casting a wide safety net through post processing Checking
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)