English
The growing use of programmable logic in mobile handsets
Subra Chandramouli, Lattice Semiconductor
EETimes (5/17/2012 12:33 PM EDT)
The pace of innovation in the mobile handset industry has never been higher, with users continuing to demand more from these devices. Smart phones, tablets and other battery powered devices have evolved beyond communication devices and now offer personal assistance by unifying “always connected” features such as navigation, email, phone, Internet access and camera. Choosing between the two leading smartphone operating systems, smartphone designers depend on their physical hardware to differentiate their products and position them against competitive products. This is an area where programmable logic devices add direct value by providing mobile handset system architects a way to quickly innovate and add new functionality to their products. Below are some examples of why and how low cost, low power programmable logic devices are successfully adding value to mobile handset design.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- How programmable logic is finding its way into handsets
- Programmable Logic Holds the Key to Addressing Device Obsolescence
- How to Reduce FPGA Logic Cell Usage by >x5 for Floating-Point FFTs
- Implementing Ultra Low Latency Data Center Services with Programmable Logic
- Programmable logic, SoC simplify power steering, accessory control
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)