English
Implementing SPI on an OMAP-based board design
Once the OMAP-based PandaBoard became available to developers as the first open mobile development platform included by Android Open Source Platform (AOSP), the enthusiastic open source community started building exciting projects on the platform, and asking questions about extending the platform’s capabilities beyond traditional means.
While experience levels of developers working with the PandaBoard vary – from seekers of programming advice to advanced designers choosing an interface to connect to – their mission is always the same: create a compelling open-source product or application, and share knowledge with the PandaBoard community.
In that vein, this how-to article outlines the Serial Programming Interface available through the PandaBoard’s expansion connector, and as an illustration explains how to use it to connect to a real-time clock (RTC) chip.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- Serial Peripheral Interface. SPI, these three letters denote everything you asked for
- Implementing C model integration using DPI in SystemVerilog
- Consider ASICs for implementing functional safety in battery-powered home appliances
- Implementing Secure Boot in Your Next Design
- Implementing Parallel Processing and Fine Control in Design Verification
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)