English
Process Detector (For DVFS and monitoring process variation)
Revisiting the analogue video decoder: Brushing up on your comb filters
Daniel Ogilvie, SingMai Electronics
EDN (July 11, 2012)
The basic function of the video decoder is to accept analogue video from a wide variety of sources such as broadcast, DVD players, cameras and video cassette recorders, in either NTSC or PAL format and still occasionally SECAM, separate it into its component parts, luminance and chrominance, and output it in some digital video standard, usually BT656, a multiplexed Y/Cb/Cr video format with embedded timing signals running at a clock rate of 27MHz.
Most major semiconductor companies, for example Texas Instruments, NXP (formerly Philips Semiconductors) and Analog Devices, and a large number of smaller companies manufacture an analogue video decoder. In addition many companies have integrated this function into SoC (System on Chip) integrated circuits.
With such a large number of video decoders in the market it might seem an unnecessary indulgence to spend time looking again at the design of this fundamental but apparently obsolete building block, and certainly new designs are not appearing on the market and haven't done so for three or four years.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- Setting up secure VPN connections with cryptography offloaded to your Altera SoC FPGA
- Getting your Zynq SoC design up and running using PlanAhead
- Understanding cascaded integrator-comb filters
- Testable SoCs : Test flow speeds up MP3 decoder development to eight weeks
- Last-Time Buy Notifications For Your ASICs? How To Make the Most of It
New Articles
- Why RISC-V is a viable option for safety-critical applications
- Dimensioning in 3D space: Object Volumetric Measurement by Leveraging Depth Camera-based Reconstruction on NVIDIA Edge devices
- What is JESD204B? Quick summary of the standard
- Post-Quantum Cryptography - Securing Semiconductors in a Post-Quantum World
- Analysis and Summary on Clock Generator Circuits and PLL Design
Most Popular
- System Verilog Assertions Simplified
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Method for Booting ARM Based Multi-Core SoCs
- An Outline of the Semiconductor Chip Design Flow