English
Design workflow management enhances SoC design quality and efficiency
Albert Li, Director, Reed Lee and Louis Liu, Manager Global Unichip Corp.
EETimes (8/20/2012 11:29 AM EDT)
Every semiconductor company and for that matter, every technology company constantly juggle a number of designs that are at different stages of development. To handle the numerous challenges, semiconductor companies in particular need to define a design workflow management system whose mechanisms adopt to a number of design and business models and can resolve the challenges of working on multiple designs from multiple locations.
Design collaboration (Figure 1) is the obvious but sometimes difficult given growing design complexity. Design teams and team members are located in different geographical regions and face complex design, data management and flow integration challenges. A tradeoff between schedule and quality is the major concern.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- New Power Management IP Solution Can Dramatically Increase SoC Energy Efficiency
- Optimizing Power Efficiency in SOC with PVT Sensor-Assisted DVFS Technology
- System-on-chip (SoC) design is all about IP management
- How NoCs ace power management and functional safety in SoCs
- Analog and Power Management Trends in ASIC and SoC Designs
New Articles
- Discover new Tessent UltraSight-V from Siemens EDA, and accelerate your RISC-V development.
- The Critical Factors of a High-performance Audio Codec - What Chip Designers Need to Know
- Density Management in Analog Layout Design: Addressing Issues and Ensuring Consistency
- Nexus: A Lightweight and Scalable Multi-Agent Framework for Complex Tasks Automation
- How the Ability to Manage Register Specifications Helps You Create More Competitive Products
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Synthesis Methodology & Netlist Qualification
- Discover new Tessent UltraSight-V from Siemens EDA, and accelerate your RISC-V development.
- Understanding Logic Equivalence Check (LEC) Flow and Its Challenges and Proposed Solution