English
Chip design’s recycle cycle: Interview with Aart de Geus, chairman and co chief executive, Synopsys
Chris Edwards, New Electronics
September 11, 2012
Some 15 years ago, Synopsys bet on the idea that third party intellectual property (IP) would an important element of the integrated circuit business. Interviewed towards the end of the 1990s, Synopsys' cofounder Aart de Geus – now its co ceo – talked about the problems that chip designers faced as the gap between what Moore's Law could deliver and the number of transistors in a circuit they could realistically deploy per day grew larger. In that interview, de Geus said: "I am totally convinced that reuse is necessary to the advancement of silicon."
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related Articles
- Verification = IP = Verification = IP =... - Part 2 (By Dr. Aart de Geus)
- Co-Design for SOCs -> Software debug shifts to forefront of design cycle
- Co-Design for SOCs -> Cycle-accurate model speeds design
- Revolutionizing Chip Design with AI-Driven EDA
- Synopsys 3DIO Solution for Multi-Die Integration (2.5D/3D)
New Articles
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- Synthesis Methodology & Netlist Qualification
- Streamlining SoC Design with IDS-Integrate™