Viewpoint -- USB 3.0: Not just for wired apps
Eric Huang, Synopsys
EETimes (9/20/2012 10:36 AM EDT)
The need to deliver faster, power efficient data transfers on every device is more evident than ever. NetGear, for example, recently demonstrated a commercially available Wi-Fi-AC router and adapter running at 1.2 gigabits per second (Gbps). Given that consumers want to move terabytes of video and photos through their homes and into the cloud., minimizing power consumption is the No. 1 design challenge.
USB 2.0 remains the standard for wired data transfer, but designers implementing Wi-Fi and Long Term Evolution (LTE) systems-on-chip (SoCs) are switching from USB 2.0 to USB 3.0. Why? Because USB 2.0 effective throughputs are only about 0.35 Gbps and USB 2.0 consumes more power per megabyte than USB 3.0.
“Fine,” you say. “Designers should use USB 3.0 for physical ports, but my product sends and receives data wirelessly. What do I need it for?”
If your product will hit the market in 2014 and 2015, pay attention:
- Wi-Fi and LTE speeds will exceed 1 Gbps, which is 3 to 5x faster than USB 2.0
- Consumers will demand faster data access from peripheral devices and in-home clouds
- USB 3.0 enables lower power consumption than standard USB 2.0 PHYs by using an M-PHY with SuperSpeed Interchip (SSIC)
E-mail This Article | Printer-Friendly Page |
|
Synopsys, Inc. Hot IP
Related Articles
- SuperSpeed USB (USB 3.0): More than just a speed increase
- Overcome signal attenuation, noise and jitter interference challenges in USB 3.0 system design
- Verification of USB 3.0 Device IP Core in Multi-Layer SystemC Verification Environment
- SuperSpeed USB 3.0: Ubiquitous Interconnect for Next Generation Consumer Applications
- Compute Express Link 3.0
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)