English
Choosing serial interfaces for high speed ADCs in medical apps
Alison Steer, Linear Technology Corp.
11/30/2012 9:15 AM EST
In medical applications such as MRI, ultrasound, CT scanners, and digital X-ray, high channel count analog-to-digital converters (ADCs) are used to sample large arrays of data.
Serial interfaces are used to acquire the sampled data to reduce the number of pins on the ADC and FPGA, and save board space. With board real estate at a premium and FPGA pins a valuable commodity, the advantages of serial data converter interfaces over parallel are clear. Today, there are two choices of serial interfaces that are suitable for high speed data converters.
The first is a serial clock-data-frame (CDF) interface, which combines a serialized LVDS (low voltage differential signaling) data stream, as well as a differential clock to accurately collect this data and framing clock to establish data sample boundaries.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related Articles
- Verification Challenges of High Speed Interfaces
- Choosing the right A/D converter architecture and IP to meet the latest high speed wireless standards
- How to implement high-speed 667 Mbps DDR2 interfaces with FPGAs
- Meeting the High-Speed Serial Link Challenge
- How to use FPGAs to implement high-speed RLDRAM II interfaces