English
Debunking myths about analog IP at 28 nm
Manuel Mota, Synopsys
12/3/2012 12:37 PM EST
The economics of system-on-chip development are objective and well understood. Industry-wide trends set the stage for integrating more functions into a SoC, which then drives the scaling down of process technology nodes. In the resulting product, all of the previous product’s functionality is implemented while more functional blocks are added to build increasingly complex functionality. This trend is not questioned - it is an axiom.
Register transfer logic (RTL) is agnostic to the process technology node, so porting digital functionality is not perceived as problematic. However, analog functionality is perceived as more challenging because of its closer dependency on the process characteristics. At each new node, the debate regarding whether or not to integrate analog IP into the SoC is rekindled until the economics validate the integration. Successful mixed-signal SoCs in all previous process technology nodes have demonstrated this cycle despite the persistence of three myths around the economics of analog block implementation in advanced process technologies.
These three myths deserve to be analyzed to better understand why they are erroneous.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Synopsys, Inc. Hot IP
Related Articles
New Articles
- Why RISC-V is a viable option for safety-critical applications
- Dimensioning in 3D space: Object Volumetric Measurement by Leveraging Depth Camera-based Reconstruction on NVIDIA Edge devices
- What is JESD204B? Quick summary of the standard
- Post-Quantum Cryptography - Securing Semiconductors in a Post-Quantum World
- Analysis and Summary on Clock Generator Circuits and PLL Design
Most Popular
- System Verilog Assertions Simplified
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- An Outline of the Semiconductor Chip Design Flow
- Design Rule Checks (DRC) - A Practical View for 28nm Technology
- Synthesis Methodology & Netlist Qualification