English
ICE-IP-338 High-speed XTS-GCM Multi Stream Inline Cipher Engine
Addressing signal electromigration (EM) in today’s complex digital designs
Geetha Rangarajan – Synopsys, James Deng – Altera
EETimes (1/28/2013 10:53 AM EST)
Electromigration (EM) is a phenomenon that has been well researched and understood by the design community. At mature nodes, its impact on digital integrated circuits, particularly signal interconnects, has been minimal, making signal EM analysis and fixing an optional design step. At 28 nm and beyond, this is no longer the case. Interconnects are getting thinner, running longer and switching at gigahertz speeds - all of which amplify the effects of EM. Signal EM analysis and fixing is turning into a design requirement that must be met during place and route.
This article discusses the importance of signal EM and ways to address it in today’s complex designs. It also highlights the EM capabilities in IC Compiler with results from Altera’s successful adoption of the solution for its 28-nm high performance IPs.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Synopsys, Inc. Hot IP
Related Articles
- Mixed-Signal Designs: The benefits of digital control of analog signal chains
- Getting started in structured assembly in complex SoC designs
- How to Verify Complex RISC-V-based Designs
- The evolution of embedded devices: Addressing complex design challenges
- Dealing with memory access ordering in complex embedded designs
New Articles
- Accelerating RISC-V development with Tessent UltraSight-V
- Automotive Ethernet Security Using MACsec
- What is JESD204C? A quick glance at the standard
- Optimizing Power Efficiency in SOC with PVT Sensor-Assisted DVFS Technology
- Bandgap Reference (BGR) Circuit Design and Transient Analysis in 90nm VLSI Technology
Most Popular
- Accelerating RISC-V development with Tessent UltraSight-V
- System Verilog Assertions Simplified
- Synthesis Methodology & Netlist Qualification
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)