English
Getting your Zynq SoC design up and running using PlanAhead
Adam Taylor, EADS Astrium
EETimes (2/8/2013 11:22 AM EST)
The Zynq-7000 All Programmable SoC is the first of a new class of Xilinx devices that marry a dual-core ARM Cortex-A9 processor with programmable logic on a single chip. As such, the device offers a great leap forward in not only system flexibility, but also performance and integration. This system-on-chip platform does, however, require the FPGA engineer to consider a slightly different development path than is customary for logic-based FPGAs.
The good news is that development is not as difficult as you might think, thanks in large part to the availability of the Xilinx PlanAhead tool. Let’s take a closer look at the steps involved in generating a Zynq-7000 system that you can load via JTAG.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related Articles
- Setting up secure VPN connections with cryptography offloaded to your Altera SoC FPGA
- How to Turbo Charge Your SoC's CPU(s)
- Getting started in structured assembly in complex SoC designs
- Add Security And Supply Chain Trust To Your ASIC Or SoC With eFPGAs
- How a voltage glitch attack could cripple your SoC or MCU - and how to securely protect it
New Articles
- Beyond Limits: Unleashing the 10.7 Gbps LPDDR5X Subsystem
- How to Design Secure SoCs: Essential Security Features for Digital Designers
- System level on-chip monitoring and analytics with Tessent Embedded Analytics
- What tamper detection IP brings to SoC designs
- RISC-V in 2025: Progress, Challenges,and What's Next for Automotive & OpenHardware