English
An introduction to offloading CPUs to FPGAs - Hardware programming for software developers
Grzegorz Gancarczyk, Maciej Wielgosz, and Kazimierz Wiatr
EETimes (3/7/2013 12:07 PM EST)
Several factors are disrupting the traditional monopoly of microprocessors for being the chip of choice for C algorithms. These include the cost and accessibility of cross-compilation tools, the power and speed limitations of microprocessors, and the availability of more reliable building blocks.
In this article, three university researchers break down the problem into understandable steps that the average developer can follow to determine if FPGAs are worth the (decreasing) bother and – if the answer is "yes" – how to go about it. This is based on hundreds of hours of class and lab testing. The authors are willing to share teaching materials, curricula, and advice with any certified university. If there is sufficient interest in this article, they will produce two follow-on articles going into more details with regard to lab work and cycle-accurate incremental improvement.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related Articles
- How FPGAs, multicore CPUs, and graphical programming are changing embedded design
- Unified Verification for Hardware and Embedded Software Developers
- Using softcore-based FPGAs to balance hardware/software needs in a multicore design
- Will Generative AI Help or Harm Embedded Software Developers?
- Capitalizing on the Architectural Flexibility of FPGAs with RISC-V and a Simplified Programming Flow
New Articles
- Why RISC-V is a viable option for safety-critical applications
- Dimensioning in 3D space: Object Volumetric Measurement by Leveraging Depth Camera-based Reconstruction on NVIDIA Edge devices
- What is JESD204B? Quick summary of the standard
- Post-Quantum Cryptography - Securing Semiconductors in a Post-Quantum World
- Analysis and Summary on Clock Generator Circuits and PLL Design
Most Popular
- System Verilog Assertions Simplified
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Method for Booting ARM Based Multi-Core SoCs
- An Outline of the Semiconductor Chip Design Flow