English
Improving ASIP code generation and back-end compilation: Part 2
Wayne Wolf, Georgia Institute of Technology
Embedded.com (April 28, 2013)
Instruction selection becomes important when the processor has limited or irregular resources. Many DSPs have irregular register sets and operations, so instruction selection becomes very important for these machines. Limited or irregular processor resources are also influential when operations are performed. Instruction selection and scheduling may interact as a result of resource limitations.
As part of the FlexWare system, Liem et al. [7] developed an instructiongeneration system for ASIPs with irregular register files. Figure 3-8 shows the intermediate representation for programs, which includes both data and control flow aspects.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- Migrating ARM7 Code to a Cortex-M3 MCU (Part 2)
- Tutorial: Improving the transient immunity of your microcontroller-based embedded design - Part 2
- Advanced Topics in FinFET Back-End Layout, Analog Techniques, and Design Tools
- Paving the way for the next generation audio codec for True Wireless Stereo (TWS) applications - PART 2 : Increasing play time
- Specifying a PLL Part 2: Jitter Basics
New Articles
- Nexus: A Lightweight and Scalable Multi-Agent Framework for Complex Tasks Automation
- How the Ability to Manage Register Specifications Helps You Create More Competitive Products
- EAVS - Electra IC Advanced Verification Suite for RISC-V Cores
- Why RISC-V is a viable option for safety-critical applications
- Dimensioning in 3D space: Object Volumetric Measurement by Leveraging Depth Camera-based Reconstruction on NVIDIA Edge devices
Most Popular
- Nexus: A Lightweight and Scalable Multi-Agent Framework for Complex Tasks Automation
- System Verilog Assertions Simplified
- Synthesis Methodology & Netlist Qualification
- How the Ability to Manage Register Specifications Helps You Create More Competitive Products
- System Verilog Macro: A Powerful Feature for Design Verification Projects