IP Integration - Size Matters! - Reducing the size of a USB 2.0 device core
By Tom Halfhill, ARC International
Embedded System Engineering
www.esemagazine.co.uk
How a System Perspective Slashes the Size of a USB 2.0 Device Core
USB 2.0 is a dramatic improvement over USB 1.1. Among other things, it's 40 times faster and has new flow-control features that use bus bandwidth more efficiently. Yet it's fully backward-compatible with existing USB 1.1 products. This combination of higher performance and broad compatibility almost guarantees that USB 2.0 will succeed in the marketplace -- a market that has already embraced USB 1.1 in personal computers, peripherals, digital cameras, industrial equipment, and many other applications.
Related Articles
- USB 2.0 PHY Verification
- Low Power USB 2.0 PHY IP for High-Volume Consumer Applications
- Significance of standardized, interoperable, proven and integration ready stacks for mass adoption of next generation smart surveillance systems
- Mixed-Signal Verification for USB 2.0 Physical Layer IP
- Case Study: Annotating OVL 2.0 with SVA Assertions
New Articles
- System level on-chip monitoring and analytics with Tessent Embedded Analytics
- What tamper detection IP brings to SoC designs
- RISC-V in 2025: Progress, Challenges,and What's Next for Automotive & OpenHardware
- Understanding MACsec and Its Integration
- Discover new Tessent UltraSight-V from Siemens EDA, and accelerate your RISC-V development.
Most Popular
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |