English
ISS and architectural exploration
Deepak Shankar, Founder and CEO, Mirabilis Design Inc.
EETimes (6/24/2013 10:35 AM EDT)
Every time the conversation on performance analysis and architecture exploration crops up, the questions turns to ISS or Instruction Set Simulator. �Do you have the ISS for XYZ processor?� This leads to a discussion on what is an ISS suitable for. Many EDA companies have developed ISSs, with the false promise of solving everything from software debugging and verifying the hardware, to auto-generating a board with all the peripherals pre-loaded. This gains an impression that the ISS is the solution for all your system development needs.
In reality, architectural exploration is an innovative choice to obtain results faster with quality results. An Instruction Set Simulator provides the user with the ability to load the Operating System and execute the compiled code. This is a good solution for early software debugging. It is not a good solution when you are experimenting or trying out new architectures such as a new bus topology, different memory hierarchy, or processor clock speed sizing. Moreover the OS and the executable are tied to one processor family. If you want to evaluate another processor family, or a processor with a different set of peripherals, you need to get a new ISS and recompile the entire code. Moreover, there is a significant lag between the processor release and the ISS availability. An alternate to an ISS is imperative code execution for architecture exploration.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- Simultaneous Exploration of Power, Physical Design and Architectural Performance Dimensions of the SoC Design Space using SEAS
- Simultaneous Exploration of Power, Physical Design and Architectural Performance Dimensions of the SoC Design Space using SEAS
- System architecting by prospective performances analysis and architectural exploration
- Inside HDR10: A technical exploration of High Dynamic Range
- Capitalizing on the Architectural Flexibility of FPGAs with RISC-V and a Simplified Programming Flow
New Articles
- Why RISC-V is a viable option for safety-critical applications
- Dimensioning in 3D space: Object Volumetric Measurement by Leveraging Depth Camera-based Reconstruction on NVIDIA Edge devices
- What is JESD204B? Quick summary of the standard
- Post-Quantum Cryptography - Securing Semiconductors in a Post-Quantum World
- Analysis and Summary on Clock Generator Circuits and PLL Design
Most Popular
- System Verilog Assertions Simplified
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- An Outline of the Semiconductor Chip Design Flow
- Design Rule Checks (DRC) - A Practical View for 28nm Technology
- Synthesis Methodology & Netlist Qualification