Is a single-chip SOC processor right for your embedded project?
David Beck, Symmetry Electronics
embedded.com (August 12, 2013)
Today’s embedded solutions are driving higher performance applications in smaller form factors, from sophisticated industrial control and automation applications that require complex processing algorithms to digital signage applications that require high-performance graphics processing. These applications often require low power consumption and support for open standards in order to provide the highest levels of design flexibility. To enable these applications, developers need embedded processing platforms that deliver advanced performance while helping to reduce time-to-market and development costs.
New highly integrated system-on-chip (SOC) processors are available that feature a high-performance x86 multicore processor, a discrete-class graphics processing unit (GPU), an I/O controller, and error-correction code (ECC) memory support for high reliability – all on a single die. With increased chip-level integration, developers can achieve new levels of processing efficiency, while retaining a low power design and a significant footprint reduction to reduce manufacturing costs and minimize design complexity.
This article will describe the benefits, technology, and target markets for single-chip SOCs so developers can make informed decisions about whether this type of solution is right for their next embedded design projects.
E-mail This Article | Printer-Friendly Page |
Related Articles
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)