English
400G ultra low latency 56/112G FEC and SERDES IP sub 10ns latency
Meticom: Bridging FPGAs & MIPI-Enabled Devices
Al Gharakhanian, Upside Sales
10/22/2013 11:50 AM EDT
MIPI, which stands for Mobile Industry Processor Interface, was originally conceived as a low-power interface intended to interconnect functional units (e.g., camera sensors and displays) within handsets.
The popularity of MIPI has mushroomed in recent years -- many component suppliers have adopted the standard and debuted a variety of MIPI-enabled devices, including camera sensors, displays, and application processors. Although a strong interest to tap into the mobile market is the primary reason for such a move, the MIPI trend has caught the attention of designers building systems for non-mobile markets, such as automotive, industrial, and medical. The rationale for this is that MIPI-enabled products are intended for high-volume mobile markets and so they are bound to be cheaper.
This has led to an interesting dilemma. Since MIPI as an interface was never intended to serve non-mobile applications, interfacing to FPGAs was never made a priority. This makes perfect sense, since the majority of FPGAs are not well-suited for use in high-volume mobile devices. On the other hand, FPGAs are quite common in medical, industrial, and automotive applications. The end result is that the lure of using low-cost MIPI-enabled devices and the need to connect them to FPGAs has forced designers to look for bridging solutions.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related Articles
- FPGAs: Embedded Apps : Designing an FPGA-based network communications device
- Why Transceiver-Rich FPGAs Are Suitable for Vehicle Infotainment System Designs
- MIPI in next generation of AI IoT devices at the edge
- FPGAs - The Logical Solution to the Microcontroller Shortage
- CPU Soft IP for FPGAs Delivers HDL Optimization and Supply Chain Integrity
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- System Verilog Assertions Simplified
- Smart Tracking of SoC Verification Progress Using Synopsys' Hierarchical Verification Plan (HVP)
- Dynamic Memory Allocation and Fragmentation in C and C++
- Synthesis Methodology & Netlist Qualification