Aeonic Generate Digital PLL for multi-instance, core logic clocking
Unlock the processing power of wireless modules
Evan Jones, Sierra Wireless
embedded.com (November 11, 2013)
When embedded designers take advantage of the often-overlooked processing power within a wireless module they can typically eliminate the system microcontroller, thus creating a cellular-enabled system that is smaller, more efficient, and much cheaper to produce. Following are guidelines for choosing a module that can act as both microcontroller and modem.
When adding cellular connectivity to an embedded system, many designers choose a wireless module because they are pre-integrated components and perform cellular communications with minimum configuration. Pre-certified for use with mobile networks, they’re ready for worldwide deployment. The developer interacts with the module using serial interfaces and doesn’t have to be concerned with complex aspects of cellular modem transceiver design.
More often than not, designers use a wireless module in combination with a standard microcontroller, usually the two highest-cost items in the bill of materials. The microcontroller manages the application and interacts with peripherals while the module mainly takes care of cellular communications.
However, many wireless modules are capable of doing much more than managing cellular communications since they typically use an integrated chipset that includes a 32-bit ARM microcontroller. Accessing this processing power, designers can use the module to manage the entire application. The module can behave as the central processor and modem, eliminating the need for a standalone microcontroller. The resulting system is more compact and uses less power, with a noticeably lower material cost.
E-mail This Article | Printer-Friendly Page |
Related Articles
- A RISC-V ISA Extension For Ultra-Low Power IoT Wireless Signal Processing
- Integration of power:communication interfaces in smart true wireless headset designs
- How to power FPGAs with Digital Power Modules
- New generation RISC processing power - Green technology engenders new business opportunities
- Utilizing UWB in ultra-low power ZigBee wireless sensor nodes
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- System Verilog Assertions Simplified
- Smart Tracking of SoC Verification Progress Using Synopsys' Hierarchical Verification Plan (HVP)
- Dynamic Memory Allocation and Fragmentation in C and C++
- Synthesis Methodology & Netlist Qualification