English
55nmHV MTP Non Volatile Memory for Standard CMOS Logic Process
IP Quality Means Something Different if You Are Making Changes
By Ron Wilson, Altera Corporation
How to evaluate the quality of semiconductor intellectual property (IP)? That sounds like a question that was settled years ago, at least for industry-standard interface IP. But increasingly today, system designers—especially those who develop their own ASICs or FPGA-based implementations—use supposedly standard IP in distinctly non-standard ways. We overclock physical-layer IP. We bypass protocol layers to reduce latency, or to implement new modes. We add functionality, such as security or virtualization. IP providers report that frequently an inquiry about an industry-standard interface turns out to involve customer-specific modifications.
This desire for change is reactivating the old question: how do you evaluate an IP offering? A whole infrastructure of proof has grown up around standards like PCI Express® (PCIe®), Gbps Ethernet (GbE), and the DDR DRAM interfaces. There are certifications and plugfests for IP in silicon, and testbenches for pre-silicon simulation. But if you know that you need modified IP, how do you evaluate a product—and its vendor? We asked system designers and IP developers for their views.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Intel FPGA Hot IP
Related Articles
- Agile Analog's Approach to Analog IP Design and Quality --- Why "Silicon Proven" is NOT What You Think
- The Internet of Things Can Drive Innovation - If You Understand Sensors
- What if the IP you are looking for does not exist?
- Optimizing Automated Test Equipment for Quality and Complexity
- Certifying RISC-V: Industry Moves to Achieve RISC-V Core Quality
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- System Verilog Assertions Simplified
- Smart Tracking of SoC Verification Progress Using Synopsys' Hierarchical Verification Plan (HVP)
- Dynamic Memory Allocation and Fragmentation in C and C++
- Synthesis Methodology & Netlist Qualification