English
The Embedded SoC
by Jan Rabaey
Attendees at this year's DAC should pay particular attention to the changing nature of embedded systems as they become more interchangeable, and more closely identified, with multifunction SoCs.
Embedded system SoCs raise the level of complexity in high-density ICs with their programmable and mixed-signal natures. Like their board-based cousins, they also have to interact with the "real world" and are extremely cost sensitive.
When embedded systems were board based, it was fairly straightforward to select the proper components, integrate them with software, and ship the product. Creating such an amalgam on chip is quite a different matter, and even the smallest mistakes can quickly turn into multimillion-dollar headaches given the complexity and cost associated with repairing or respinning silicon.
In broad terms, these "costs" can be defined as 1) Manufacturing, meaning the production cost based on complexity; 2) NREs, or the necessary retooling for a new methodology or production model; and 3) Design Costs, the price of talent and what it takes to manage the physical effects associated with ultra-DSM IC creation.
Attendees at this year's DAC should pay particular attention to the changing nature of embedded systems as they become more interchangeable, and more closely identified, with multifunction SoCs.
Embedded system SoCs raise the level of complexity in high-density ICs with their programmable and mixed-signal natures. Like their board-based cousins, they also have to interact with the "real world" and are extremely cost sensitive.
When embedded systems were board based, it was fairly straightforward to select the proper components, integrate them with software, and ship the product. Creating such an amalgam on chip is quite a different matter, and even the smallest mistakes can quickly turn into multimillion-dollar headaches given the complexity and cost associated with repairing or respinning silicon.
In broad terms, these "costs" can be defined as 1) Manufacturing, meaning the production cost based on complexity; 2) NREs, or the necessary retooling for a new methodology or production model; and 3) Design Costs, the price of talent and what it takes to manage the physical effects associated with ultra-DSM IC creation.
Related Articles
- Internal JTAG - A cutting-edge solution for embedded instrument testing in SoC: Part 2
- Internal JTAG - A cutting-edge solution for embedded instrument testing in SoC: Part 1
- Testing Of Repairable Embedded Memories in SoC: Approach and Challenges
- An Efficient Device for Forward Collision Warning Using Low Cost Stereo Camera & Embedded SoC
- Building high performance interrupt responses into an embedded SoC design
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
|
E-mail This Article | 
|
|
Printer-Friendly Page |