English
Designing an ARM-based Cloud RAN cellular/wireless base station
Barak Ullman, Chief Architect, ASOCS Ltd.
embedded.com (December 7, 2013)
Cellular service providers are looking for cost-effective, scalable ways to manage their networks profitably. Cloud radio access network (Cloud RAN) technology is gaining traction with service providers as an efficient means of processing wireless network signals by virtualizing baseband processing onto large server farms and ultimately reducing costs.
This article describes a novel architecture for baseband processing using ARM’s Cortex A57 processors for use in mobile wireless base stations in conjunction with our modem processing unit (MPU), a real-time, reconfigurable platform that allows for the implementation of a wide variety of communication standards in Cloud RAN as a tightly integrated co-processor to general-purpose computers. This approach reduces power consumption, increases overall network throughput, and decreases CAPEX and OPEX by offloading tasks from older base stations that are expensive to operate.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- Designing optimal wireless base station MIMO antennae: Part 2 - A maximum likelihood receiver
- Designing a low-cost, low-power multicore ARM-based AV player
- Designing An ARM-Based Multithreaded Video/Audio/ Motion Recording System - Part 2
- Designing An ARM-Based Multithreaded Audio/Visual/Motion Recording System: Part 1
- Designing Cloud based Multimedia Solutions
New Articles
- Understanding why power management IP is so important
- Hardware-Assisted Verification: The Real Story Behind Capacity
- Bigger Chips, More IPs, and Mounting Challenges in Addressing the Growing Complexity of SoC Design
- SoC design: What's next for NoCs?
- How to Save Time and Improve Communication Between Semiconductor Design and Verification Engineers
Most Popular
- System Verilog Assertions Simplified
- Hardware-Assisted Verification: The Real Story Behind Capacity
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- I2C Interface Timing Specifications and Constraints