English
PCIe and storage devices get connected
Mike Klempa, University of New Hampshire
EDN (January 17, 2014)
SSDs (solid-state drives) are rapidly becoming the storage method of choice. With this changing of the guard from hard-disk drives to SSDs, there is a need for different connections than are used for hard drives or peripherals to utilize the an SSD's full potential. The connector and protocols discussed here are the future for the storage industry.
PCIe (Peripheral Component Interconnect express) has become the dominant connection technology between computer motherboards and internal peripheral devices such as graphics cards. The current generation (PCIe Gen3) operates at 8GT/s/lane on up to 32 lanes. PCIe has broken into the storage world with the advent of SATA Express and, NVMe (Non-Volatile Memory Express), storage technologies that use the PCIe connectors and signaling.
As computers have become smaller such as Ultrathin notebooks or tablet PCs connectors for peripheral devices had to shrink to accommodate tighter spaces. The PCI-SIG developed the M.2 connector to meet this demand. The connector is 22mm wide and the length can vary to make the best use of the technology being employed over it. The size is a 43% reduction in size over the standard x4 lane PCIe connector.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related Articles
- Methods to Fine-Tune Power Consumption of PCIe devices
- Enabling a new generation of connected devices
- How to cost-efficiently add Ethernet switching to industrial devices
- Ensure Cybersecurity in the Connected Vehicles Era With ISO/SAE 21434
- New PCIe Gen6 CXL3.0 retimer: a small chip for big next-gen AI
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)