English
RRAM: A New Approach to Embedded Memory
Sylvain Dubois, Sr. Director, Strategic Marketing & Business Development, Crossbar
EETimes (2/11/2014 08:30 AM EST)
The emergence of the Internet of Things (IoT) and the insatiable demand for smart devices in every aspect of life is driving a complete overhaul of traditional wisdom in the microcontroller and embedded memory markets.
As electronic devices become smarter, the software code becomes larger and needs to be processed faster to handle the communication protocols, authentication, message generation, and historical backlog. The reality is now dawning on our industry that current memory technology just can't deliver upon this new generation of code storage capacity and performance demands, with embedded software code increasing quickly from a few KiloBytes to several MegaBytes.
With analyst firms such as Web-Feet Research predicting that the embedded memory market for consumer electronics will reach over $2.88 billion by 2018, the time is now to figure out a solution to this problem. If traditional memory technologies can't meet the demand, then what can? And with Flash so ubiquitous in consumer electronics designs, is it even plausible to consider replacing the existing worn-out technology?
|
E-mail This Article | 
|
|
Printer-Friendly Page |
Related Articles
- A new era for embedded memory
- Testing Of Repairable Embedded Memories in SoC: Approach and Challenges
- Dealing with memory access ordering in complex embedded designs
- Optimizing embedded software for power efficiency: Part 3 - Optimizing data flow and memory
- A systems approach to embedded code fault detection
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)