ICE-IP-338 High-speed XTS-GCM Multi Stream Inline Cipher Engine
RRAM: A New Approach to Embedded Memory
Sylvain Dubois, Sr. Director, Strategic Marketing & Business Development, Crossbar
EETimes (2/11/2014 08:30 AM EST)
The emergence of the Internet of Things (IoT) and the insatiable demand for smart devices in every aspect of life is driving a complete overhaul of traditional wisdom in the microcontroller and embedded memory markets.
As electronic devices become smarter, the software code becomes larger and needs to be processed faster to handle the communication protocols, authentication, message generation, and historical backlog. The reality is now dawning on our industry that current memory technology just can't deliver upon this new generation of code storage capacity and performance demands, with embedded software code increasing quickly from a few KiloBytes to several MegaBytes.
With analyst firms such as Web-Feet Research predicting that the embedded memory market for consumer electronics will reach over $2.88 billion by 2018, the time is now to figure out a solution to this problem. If traditional memory technologies can't meet the demand, then what can? And with Flash so ubiquitous in consumer electronics designs, is it even plausible to consider replacing the existing worn-out technology?
E-mail This Article | Printer-Friendly Page |
Related Articles
- A new era for embedded memory
- Testing Of Repairable Embedded Memories in SoC: Approach and Challenges
- Dealing with memory access ordering in complex embedded designs
- Optimizing embedded software for power efficiency: Part 3 - Optimizing data flow and memory
- A systems approach to embedded code fault detection
New Articles
- Accelerating RISC-V development with Tessent UltraSight-V
- Automotive Ethernet Security Using MACsec
- What is JESD204C? A quick glance at the standard
- Optimizing Power Efficiency in SOC with PVT Sensor-Assisted DVFS Technology
- Bandgap Reference (BGR) Circuit Design and Transient Analysis in 90nm VLSI Technology
Most Popular
- System Verilog Assertions Simplified
- Accelerating RISC-V development with Tessent UltraSight-V
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Understanding Logic Equivalence Check (LEC) Flow and Its Challenges and Proposed Solution
- Design Rule Checks (DRC) - A Practical View for 28nm Technology