Big Data: Where It Comes From, Where It Will Go
Ron Wilson, Editor-in-Chief, Altera Corporation
March 18, 2014
The near future will see massive growth in mobile computing, in network traffic, and in the sheer size of data sets. These are all familiar trends, but often they are stated without reference to specifics. Even less often do discussions of these trends include mention of the impact they will have on hardware in the data center, through which all that data must eventually pass.
The Plenary Session at the 2014 International Solid State Circuits Conference (ISSCC) offered welcome redress for these shortcomings. In two keynote addresses, MediaTek chairman and CEO Ming-Kai Tsai and Cisco vice president and CTO for network experiences Susie Wee gave clear accounts of how lifestyle changes around the world—in uses of mobile devices and conferencing, respectively—will feed the traffic explosion.
Coming from a different direction, CERN instrumentation physicist Erik Heijne described the instrumentation module in CERN’s Large Hadron Collider (LHC)—the massive instrument at the heart of the quest to confirm the existence of the Higgs field. In the process, Heijne provided a tour of the LHC, a time-lapse glimpse at custom mixed-signal IC development, and a view into the staggering scale of real big-data computing problems.
E-mail This Article | Printer-Friendly Page |
|
Intel FPGA Hot IP
Related Articles
- CPU Architects at the Brink: Where to Go Now?
- Powering SoCs: Where Do the Regulators Go?
- The Cloud, Big Data, and Your Next System Design
- From a Lossless (~1.5:1) Compression Algorithm for Llama2 7B Weights to Variable Precision, Variable Range, Compressed Numeric Data Types for CNNs and LLMs
- New PCIe Gen6 CXL3.0 retimer: a small chip for big next-gen AI
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)