Adding CRC to BIST improves SoC safety & reliability
Shreya Singh , Abhinav Gaur & Amit Pal (Freescale)
EDN (April 23, 2014)
Introduction
Built-in self-test (BIST) is an effective way of enhancing the safety of automotive SoCs. The end result of such tests can communicate any abnormality in functioning of any part of the chip, ensuring proper safety of the SoC features. With the number of components on an SoC growing, managing the execution and collecting the status for a large number of BISTs becomes a tedious task for SoCs. A programmable control unit becomes necessary on the SoC to sequence the execution of the BISTs (with user configurability) and collect end status of such an execution.
This BIST control module, being very closely tied with checking the integrity of all the logic and memories, is a safety critical component of the SoC. Any feature built around this module to check its correct functioning can help in making the system more reliable. CRC (Cyclic Redundancy Check) is such a feature that can be built around this safety engine. It helps in improving the intrinsic coverage of the module, guaranteeing its correctness. This paper will mainly discuss how having CRC within the self-test control unit helps in increasing the overall safety, as well as the considerations to be taken while designing such a system.
Before we get into implementation details of the CRC feature in the self-test controller, let us get a brief understanding of the BIST control unit and the CRC feature.
E-mail This Article | Printer-Friendly Page |
|
Related Articles
- Adding Cache to IPs and SoCs
- How NoCs ace power management and functional safety in SoCs
- Bulletproofing PCIe-based SoCs with Advanced Reliability, Availability, Serviceability (RAS) Mechanisms
- IPs for automotive application - Functional Safety and Reliability
- Safety Verification and Optimization of Automotive Ethernet Using Dedicated SoC FIT Rates
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)