English
Process Detector (For DVFS and monitoring process variation)
An alternative to ADC, power and RF IC hardware: the S3 Group
Steve Taranovich, EDN
May 04, 2014
The S3 Group provides IP to global system vendors, OEM and semiconductor customers. Their expertise is in analog IP and silicon solutions with RF, power and ADCs architectures.
I was initially attracted to the levels of performance of a recently developed 12 bit SAR ADC (Part # S3ADS160M12BSM40LL) by the S3 Group. This small, very efficient, high-speed SAR ADC performs at 160 Msps at less than 31 fJ energy efficiency. I have been in the semiconductor industry for 26 years and this Energy Efficiency spec is new to me. I had never seen it on a datasheet.
Energy Efficiency
ADCs have come a long way. In times past, high speed ADCs were of the pipeline variety; as a matter of fact S3 designed their high speed ADC IP for telecom infrastructure and other communications applications with that architecture for many years.
Marked energy efficiency improvements in ADCs have been developed over the past few years. Nanometer CMOS processes have made it possible to use the SAR, low latency architectures in lieu of the pipeline architecture burdened with pipeline delays.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Related Articles
- Calibrate and Configure your Power Management IC with NVM IP
- Securing the IC Supply Chain - Integrating PUF-Based hardware security
- Reducing IC power consumption: Low-power design techniques
- Save power in IoT SoCs by leveraging ADC characteristics
- Optimizing embedded software for power efficiency: Part 2 - Minimizing hardware power
New Articles
- Why RISC-V is a viable option for safety-critical applications
- Dimensioning in 3D space: Object Volumetric Measurement by Leveraging Depth Camera-based Reconstruction on NVIDIA Edge devices
- What is JESD204B? Quick summary of the standard
- Post-Quantum Cryptography - Securing Semiconductors in a Post-Quantum World
- Analysis and Summary on Clock Generator Circuits and PLL Design
Most Popular
- System Verilog Assertions Simplified
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Method for Booting ARM Based Multi-Core SoCs
- An Outline of the Semiconductor Chip Design Flow