English
IoT Security
Ron Wilson, Altera Corporation
May 29, 2014
Enthusiastic promotion for the Internet of Things (IoT) is rising like an all-pervading dawn over the electronics landscape. From home automation to transportation systems to telemedicine, the concept of connecting local devices—or even individual actuators and sensors—to the Internet is illuminating new wonderful possibilities. Manage your home from your smart phone? With the IoT it’s natural. Connect images, vital signs, and blood chemistry of an isolated rural patient to a diagnostic expert-system running on ten-thousand servers? With the IoT, it’s easy, they say. But some experts warn that a very dark cloud is spreading toward this glorious dawn. Unlimited connectivity, these designers caution, brings unlimited vulnerability. Yet security remains among the least-discussed topics in the public IoT furor. Early this month, a panel at the IoT Developers’ Conference sought to rebalance the discussion. Experts engaged in initial deployments of the network sought to explore deeper into the growing shadows of risk that mar the IoT dawn.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Altera Hot IP
Related Articles
- A comprehensive approach to enhancing IoT Security with Artificial Intelligence
- IoT Security: Exploring Risks and Countermeasures Across Industries
- How to achieve better IoT security in Wi-Fi modules
- How PUF-based RoT Can Solve IoT Security Issues
- Basics of SRAM PUF and how to deploy it for IoT security
New Articles
- Discover new Tessent UltraSight-V from Siemens EDA, and accelerate your RISC-V development.
- The Critical Factors of a High-performance Audio Codec - What Chip Designers Need to Know
- Density Management in Analog Layout Design: Addressing Issues and Ensuring Consistency
- Nexus: A Lightweight and Scalable Multi-Agent Framework for Complex Tasks Automation
- How the Ability to Manage Register Specifications Helps You Create More Competitive Products
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Synthesis Methodology & Netlist Qualification
- Discover new Tessent UltraSight-V from Siemens EDA, and accelerate your RISC-V development.
- Understanding Logic Equivalence Check (LEC) Flow and Its Challenges and Proposed Solution