English
New Embedded DRAM Solutions for High-Performance SoCs
by Hideya Horikawa and Hamid Aslam
New leading-edge applications ranging from games to networking infrastructure equipment are driving the need to include large-capacity and high-speed memory on-chip rather than separately as a discrete device. On-chip memory devices enable throughput capabilities into the gigabit-per-second range, as well as compact designs with modest power dissipation and smaller footprints in office, industrial equipment and lightweight electronic devices.
The semiconductor industry is meeting the demands presented by these market trends with system-on-a-chip (SoC) designs. SoCs contain the processor, logic, analog macros and memory needed to perform all of the critical functions; they also represent a major departure from previous system-on-a-board development. In this new, highly integrated chip landscape, innovative solutions for embedded memory are being addressed.
New leading-edge applications ranging from games to networking infrastructure equipment are driving the need to include large-capacity and high-speed memory on-chip rather than separately as a discrete device. On-chip memory devices enable throughput capabilities into the gigabit-per-second range, as well as compact designs with modest power dissipation and smaller footprints in office, industrial equipment and lightweight electronic devices.
The semiconductor industry is meeting the demands presented by these market trends with system-on-a-chip (SoC) designs. SoCs contain the processor, logic, analog macros and memory needed to perform all of the critical functions; they also represent a major departure from previous system-on-a-board development. In this new, highly integrated chip landscape, innovative solutions for embedded memory are being addressed.
Related Articles
New Articles
- Understanding MACsec and Its Integration
- Discover new Tessent UltraSight-V from Siemens EDA, and accelerate your RISC-V development.
- The Critical Factors of a High-performance Audio Codec - What Chip Designers Need to Know
- Density Management in Analog Layout Design: Addressing Issues and Ensuring Consistency
- Nexus: A Lightweight and Scalable Multi-Agent Framework for Complex Tasks Automation
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Synthesis Methodology & Netlist Qualification
- Discover new Tessent UltraSight-V from Siemens EDA, and accelerate your RISC-V development.
- Understanding Logic Equivalence Check (LEC) Flow and Its Challenges and Proposed Solution
|
E-mail This Article | 
|
|
Printer-Friendly Page |