English
Advanced Driver Assistance Systems: Let the Driver Beware!
By Ron Wilson, Editor-in-Chief, Altera Corporation
July 22, 2014
The rain shower begins near twilight, just as drivers were turning on their headlamps. Soon the wet pavement throws back a kaleidoscope of reflections from car lights, streetlights, shop signs, and the dying sun. The road seems cloaked in ambiguity as natural light fades, but the artificial glows of night are still unrevealing.
Through the gloom and the smear of last-season’s windshield wipers, you think you see a shadow figure step from the curb into your lane. Conscious—dimly—of the unlit car in your blind spot, you edge into the center lane as you fumble for the turn-signal stalk. And then you first sense the presence of your car’s advanced active-safety system.
|
E-mail This Article | 
|
|
Printer-Friendly Page |
|
||||||
Intel FPGA Hot IP
Related Articles
- The Answer to Non-Volatile Memory Security Issues at Advanced Nodes: Go Volatile!
- Advanced Packaging and Chiplets Can Be for Everyone
- Optimal OTP for Advanced Node and Emerging Applications
- Advanced Topics in FinFET Back-End Layout, Analog Techniques, and Design Tools
- The Role of Interconnection in the Evolution of Advanced Packaging Technology
New Articles
- Quantum Readiness Considerations for Suppliers and Manufacturers
- A Rad Hard ASIC Design Approach: Triple Modular Redundancy (TMR)
- Early Interactive Short Isolation for Faster SoC Verification
- The Ideal Crypto Coprocessor with Root of Trust to Support Customer Complete Full Chip Evaluation: PUFcc gained SESIP and PSA Certified™ Level 3 RoT Component Certification
- Advanced Packaging and Chiplets Can Be for Everyone
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- UPF Constraint coding for SoC - A Case Study
- Dynamic Memory Allocation and Fragmentation in C and C++
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)